We utilize an organic polymer buffer layer between graphene and conventional gate dielectrics in top-gated graphene transistors. Unlike other insulators, this dielectric stack does not significantly degrade carrier mobility, allowing for high field-effect mobilities to be retained in topgate operation. This is demonstrated in both two-point and four-point analysis and in the high-frequency operation of a graphene transistor. Temperature dependence of the carrier mobility suggests that phonons are the dominant scatterers in these devices.
Much of the interest surrounding graphene is due to the high carrier mobility that is exhibited by this material. [1] [2] [3] High intrinsic mobilities in graphene combined with the ability to modulate the carrier density leads to high field-effect mobilities (µ FE ) in graphene-based field-effect transistors (FETs) . 1 This makes graphene a material of great promise as the active element in electronic devices, particularly those based on low-noise and high-frequency operation. One problem currently hindering the progress of graphene technology is the carrier scattering that has been shown to greatly limit mobility. Much of this scattering is produced by the detrimental interaction between graphene and the gate dielectric material, a necessary component in top-gated FET device architecture. For instance, we have been able to achieve graphene transistor operating frequencies in excess of 20 GHz, but this was done after top-gate dielectric deposition caused an order of magnitude decrease in carrier mobility. 4 The ability to minimize this degradation is paramount to realizing the full potential of graphene devices, and adequate gate dielectrics are needed to accomplish this. In this letter, we present a dielectric stack that does not significantly degrade µ FE and demonstrate a high-frequency graphene device that utilizes this material.
The dominant sources of scattering in high quality graphene specimens are phonons and charged impurities. 5, 6 Utilization of high-κ dielectric material as the gate insulator is expected to partially screen charged impurities and subsequently enhance carrier mobility. 7 However, it has been found that the use of solid high-κ gate dielectrics does not result in the anticipated mobility increase. 8 This is likely due to charge traps in the dielectric and surface phonon scattering caused by the high-κ material at the dielectric/graphene interface, which counteracts any mobility enhancement gained from charged impurity screening. 9 Unlike phonons associated with bulk graphene 10 or graphene ripples, 11 surface phonons are an extrinsic source of scattering that depends on the thermal excitation of contact surfaces. 5, 12 This type of scattering is absent in suspended graphene, where external surfaces are eliminated and high mobilities are achieved, 13 but this configuration suffers from electromechanical limitations and does not lend itself to top-gating. It is therefore essential to engineer passivating dielectrics that not only provide decent capacitive coupling, but also minimize charged impurity and surface phonon scattering processes. We achieve this by combining a high-κ dielectric with a low-κ polymer buffer layer.
The polymer NFC 1400-3CP (JSR Micro, Inc.) is employed as the buffer layer in the following experiments. This commercially available polymer is a derivative of polyhydroxystyrene that is conventionally used as a planarizing underlayer in lithographic processes. It can be diluted in propylene glycol monomethyl ether acetate (PGMEA), and spin-coated onto the graphene surface. The dilution and spin speed are adjusted to control the desired thickness and uniformity of the buffer layer. Methyl and hydroxyl groups contained within the polymer structure serve as ideal reaction sites for atomic layer deposition (ALD) of HfO 2 , the high-κ component of the dielectric stack. ALD of this material is accomplished using tetrakis(dimethylamido)-hafnium and water at a deposition temperature of 125°C.
14 This low temperature deposition process produces HfO 2 films with a dielectric constant of κ ) 13. To be an adequate gate dielectric, the NFC/HfO 2 stack must coat the entire gated area of the graphene channel. Since pristine graphene is inert to ALD reactions, 15 it is essential that the NFC layer be continuous on the graphene surface. We have found that a 24:1 dilution (by volume) of PGMEA/NFC is sufficient for accomplishing this. Spinning this solution at a rate of 4000 rpm for 60 s results in a buffer layer that is approximately 10 nm thick. This thickness is determined on a silicon surface by ellipsometry and is confirmed to be identical on graphene by analysis that is presented later. After curing the buffer layer at 175°C for 5 min to remove residual solvent, 10 nm of HfO 2 is deposited onto the buffer layer to complete the dielectric stack. Capacitance analysis of this stack yields a dielectric constant of κ ) 2.4 for the buffer layer, which is a reasonable value for this polymer. 16 Source (S), drain (D), back-gate (BG), and top-gate (TG) electrodes of all devices presented herein are defined by electron beam lithography and consist of 0.5 nm Ti/20 nm Pd/30 nm Au metal stacks that are deposited by electron beam deposition. Also, graphene transistors are patterned using conventional plasma etching techniques to define the geometry of the channel and electrode regions. Unless otherwise noted, all measurements are made in vacuum at 300 K, and all exfoliated graphene flakes are on 300 nm SiO 2 /Si and were purchased from Graphene Industries Limited.
We first examine the impact that buffered dielectric processing has on the transport properties of back-gated graphene devices. The two-point transfer characteristics ( Figure 1a ) and transconductances ( Figure 1a inset) of a graphene flake are compared at different stages of the processing described above. The two-point transconductance is defined as g m ) dI D /dV G , where I D is the drain current and V G is the gate voltage. The Dirac voltage (V Dirac ) of the device before processing is V Dirac ) -3.5 V, in close proximity to 0 V, which signifies that the graphene is only mildly doped by the supporting 300 nm SiO 2 substrate. The doping level changes during processing from highly p-doped after application of the buffer layer (V Dirac ) 42.5 V), to moderately p-doped after HfO 2 ALD (V Dirac ) 13.25 V). After ALD, the device is subjected to an O 2 plasma treatment that is known to etch graphene. A further trend toward neutral doping is exhibited upon plasma treatment (V Dirac ) 5.75 V), but no evidence of damage to the graphene in the form of a resistance increase or transconductance decrease is observed. This demonstrates that graphene is totally protected from the plasma by the dielectric stack. Beyond changing the doping level, buffered dielectric processing has a minimal effect on the transfer characteristics. Both the minimum current value at V Dirac and the maximum hole transconductance remain within 15% of their initial values. There is a 40% decrease in the maximum electron transconductance, but this is a feature that is not observed in every device, and as later analysis will indicate, is likely associated with doping-induced conductance asymmetry caused by the electrodes. 17, 18 Overall, the results obtained using this buffered dielectric are a dramatic improvement compared to other methods of dielectric coating, where more substantial electronic degradation is the norm. 4, 19 For comparison, the effects of two such alternative coating methods, NO 2 functionalization 20 and oxidized Al deposition, 21 are shown in Figure 1b .
In order to gain quantitative insight into the effect that the buffered dielectric has on carrier mobility, we adopt a where n is the modulated carrier concentration, 22 e is the electronic charge, and L and W are the length and width of the graphene channel. This allows for extraction of the intrinsic field-effect mobility (µ FE ), contact resistance (R c ), 
and residual carrier concentration (n o ). As shown in Figure  2a , the measured resistance before processing is in good agreement with the calculated resistance, and we obtain µ FE ) 8500 cm . After processing, R c remains the same, the extracted hole mobility moderately decreases to µ FE ) 7300 cm 2 /(V s), and the residual carrier concentration increases to n o ) 2.77 × 10 11 cm -2
. It can be seen in Figure 2b that the hole resistance (V -V Dirac < 0 V) can still be accurately modeled, but the electron resistance (V -V Dirac > 0 V) deviates from the calculation at gate voltages much larger than V Dirac . This deviation is consistent with the aforementioned transconductance asymmetry and considering that transport far from V Dirac is dominated by the contacts, 17, 18 is another indication of electrode-induced conductance asymmetry. The increase in n o with decreasing µ FE is expected and is most likely due to increased disorder caused by perturbations to the graphene surface during the coating process. 23 As in Figure 1a , g m and the corresponding values of µ and µ FE after buffered dielectric processing are within 15% of their initial values. While the ability to successfully fit the measured resistances assuming a small decrease in µ FE and a constant R c lends physical significance to eq 1, the accuracy of these extracted values must be determined. This is accomplished with four-point analysis, as described below. V Dirac with back-gate voltage (Figure 3a) . The conductance at V Dirac remains constant through these sweeps, as do the electron and hole transconductances, which are more symmetric in these measurements than they were in the twopoint analysis presented in Figure 1a (Figure 3b ). This confirms that the asymmetry observed in the two-point measurements is not a symptomatic property of the buffered dielectric, but rather originates from the electrodes as ascribed above. By plotting V Dirac as a function of the top-gate and back-gate voltages, 24 the capacitive coupling ratio between the top-gate and back-gate dielectrics is found to be C TG / C BG ) 16 (Figure 3a inset) . 25 The established value of C BG ) 1.15 × 10 -4 F/m 2 for 300 nm SiO 2 therefore gives C TG ) 1.84 × 10 -3 F/m 2 for the buffered dielectric. With the dielectric constants of HfO 2 and the buffer layer known, this value is used to confirm that the thickness of the buffer layer is 10 nm on graphene. The top-gated field-effect mobility of this device is found using the relation µ FE ) (dG/dV TG )(L/ WC TG ), where dG/dV TG is the differential change in conductance (G) per differential change in top-gate voltage (V TG ). At a maximum dG/dV TG of 210 µS/V, which corresponds to a total carrier concentration of 5.5 × 11 cm -2 , the mobility is µ FE ) 7600 cm 2 /(V s). This is in good agreement with the back-gated field-effect mobility of this device, which is found by similar analysis to be µ FE ) 7400 cm 2 /(V s) and is one of the highest room-temperature values for top-gated graphene reported thus far. The corresponding two-point topgate resistance of this device is shown in Figure 3c . As with the back-gated resistance profile in Figure 2b , the measured hole resistance agrees reasonably well with the calculated resistance while there is deviation in the electron resistance. With a maximum g m of 860 nS, the two-point device mobility is µ ) 4200 cm 2 /(V s). Since this device has the same electrode configuration and originates from the same graphene flake as the device presented in Figure 2 , the values of R c and n o are assumed to be the same. With these constraints, the best fit to eq 1 yields a field-effect mobility of µ FE ) 7700 cm 2 /(V s), consistent with the fourpoint result of µ FE ) 7600 cm 2 /(V s). The close agreement between these two methods of mobility analysis serves to validate eq 1, and in doing so reinforces the observation that the buffered dielectric allows for high field-effect mobilities in top-gated graphene devices.
To further examine the interaction between graphene and the buffer layer, we fabricate devices in which graphene is directly exfoliated onto a layer of NFC prior to buffered dielectric processing. This leads to a top-gated device configuration in which surface interactions with SiO 2 are eliminated and in effect allows for a more direct investigation of the buffer layer. Figure 4a shows the top-gated resistance profile of one such device. With µ FE ) 5000 cm , the resistance is in good agreement with eq 1. The conductance at V Dirac remains relatively constant between 5 and 300 K (Figure 4c inset) . This behavior is similar to graphene on SiO 2 and suspended graphene before current annealing. 11, 13 On the other hand, g m and µ FE exhibit a pronounced temperature dependence. As seen in Figure 4b , hole transconductance increases by a factor of 3 as the temperature decreases from 300 to 5 K. Furthermore, the linear decrease of µ FE with increasing temperature (Figure  4c ) differs from the nonlinear behavior that is observed when graphene is on SiO 2 . 5, 6 This indicates that phonon scattering is the dominant scattering process over the entire measured temperature range. In contrast, carrier mobility was found to be insensitive to temperature in top-gated devices that employed alternative dielectrics, where charged impurities were the dominant scatterers. 21 As mentioned above, there is interest in using graphene transistors for high-frequency applications, but mobility degradation caused by top-gate deposition has hindered progress in this area. Figure 5 shows the high frequency, de-embedded current gain of a top-gated graphene transistor that utilizes the buffered dielectric. These measurements were made and subsequent analysis of the data was performed using procedures outlined in ref 4 . It can be seen that the current gain (h 21 ) decreases with increasing frequency (f) at a rate that is close to the ideal of 1/f. This signifies that the buffered dielectric provides a constant, static gate capacitance within the measured frequency range. The cutoff frequency (f T ), defined as the frequency at which the current gain is unity, is 9 GHz. It is noted that this device operates in the . The gate length for this device is 1.1 µm. By comparison, a gate length of 225 nm was previously required to obtain the same value of f T . 4 The benefit of buffered dielectric incorporation is evident from this result, and it is anticipated that further scaling and optimization will allow for much higher operating frequencies to be achieved. For example, projection of our results to shorter channel lengths gives a value of f T ) 1 THz for L ) 100 nm.
In summary, we have shown that the addition of a low-κ polymer buffer layer between graphene and conventional gate dielectrics helps to minimize mobility degradation in topgated graphene FETs. Possible reasons for this include the suppression of extrinsic surface phonons by the buffer layer and reduction of the impurity concentration due to inherent properties of the polymer. The dependence of carrier mobility on temperature suggests that phonon scattering is the dominant scattering process that is introduced by the buffered dielectric. This new coating procedure represents a significant improvement over previous efforts, and will hopefully further the advancement of graphene science and technology. 
